 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PRELIMINARY * PERFORMANCE (1.8 GHz) 36.5 dBm Linear Output Power 11 dB Power Gain Useable Gain to 9 GHz 47 dBm Output IP3 19 dB Maximum Stable Gain 45% Power-Added Efficiency 10V Operation / Plated Source Thru-Vias FPD4000V 4W POWER PHEMT DRAIN BOND PAD (4X) GATE BOND PAD (4X) * DESCRIPTION AND APPLICATIONS DIE SIZE (m): 650 x 1300 DIE THICKNESS: 100 m BONDING PADS (m): >70 x 65 The FPD4000V is a discrete depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), optimized for power applications in L- and C-Bands. The FPD4000V includes Source plated thru-vias, and does not require wire bonds to the Source. Typical applications include drivers or output stages in PCS/Cellular base station transmitter amplifiers, as well as other power applications in WLL/WLAN amplifiers. * ELECTRICAL SPECIFICATIONS AT 22C Parameter Power at 1dB Gain Compression Power Gain at dB Gain Compression Maximum Stable Gain S21/S12 Power-Added Efficiency at 1dB Gain Compression 3 -Order Intermodulation Distortion S and L tuned for Optimum IP3 Saturated Drain-Source Current Maximum Drain-Source Current Transconductance Gate-Source Leakage Current Pinch-Off Voltage Gate-Source Breakdown Voltage Gate-Drain Breakdown Voltage Thermal Resistivity IDSS IMAX GM IGSO |VP| |VBDGS| |VBDGD| CC rd Symbol P1dB G1dB MSG PAE IM3 Test Conditions VDS = 10V; IDS = 720 mA S and L tuned for Optimum IP3 VDS = 10V; IDS = 720 mA S and L tuned for Optimum IP3 VDS = 10 V; IDS = 720 mA PIN = 0dBm, 50 system VDS = 10V; IDS = 750 mA S and L tuned for Optimum IP3 VDS = 10V; IDS = 720 mA POUT = 25.5 dBm (single-tone level) VDS = 1.3 V; VGS = 0 V VDS = 1.3 V; VGS +1 V VDS = 1.3 V; VGS = 0 V VGS = -3 V VDS = 1.3 V; IDS = 8 mA IGS = 8 mA IGD = 8 mA See Note on following page Min 35.5 10.0 Typ 36.5 11.0 19 45 Max Units dBm RF SPECIFICATIONS MEASURED AT f = 1.8 GHz USING CW SIGNAL dB % -46 1.9 2.3 3.6 2.4 70 0.7 6 20 0.9 8 22 10 170 1.4 2.65 dBc A A S A V V V C/W Phone: +1 408 850-5790 Fax: +1 408 850-5766 http://www.filtronic.co.uk/semis Revised: 6/22/05 Email: sales@filcsi.com PRELIMINARY FPD4000V 4W POWER PHEMT * RECOMMENDED OPERATING BIAS CONDITIONS Drain-Source Voltage: From 5V to 10V Quiescent Current: From 25% IDSS to 55% IDSS ABSOLUTE MAXIMUM RATINGS1 Parameter Drain-Source Voltage Gate-Source Voltage Drain-Source Current Gate Current RF Input Power 2 * Symbol VDS VGS IDS IG PIN TCH TSTG PTOT Comp. 3 2 Test Conditions -3V < VGS < +0V 0V < VDS < +8V For VDS > 2V Forward or reverse current Under any acceptable bias state Under any acceptable bias state Non-Operating Storage See De-Rating Note below Under any bias conditions 2 or more Max. Limits Min Max 12 -3 IDSS +25/-4 1.5 175 Units V V mA mA W C C W dB % Channel Operating Temperature Storage Temperature Total Power Dissipation Gain Compression Simultaneous Combination of Limits 1 3 -40 150 15.0 5 80 Users should avoid exceeding 80% of 2 or more Limits simultaneously TAmbient = 22C unless otherwise noted Max. RF Input Limit must be further limited if input VSWR > 2.5:1 Notes: * Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device. * Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib. * Power Dissipation defined as: PTOT (PDC + PIN) - POUT, where PDC: DC Bias Power PIN: RF Input Power POUT: RF Output Power * Absolute Maximum Power Dissipation to be de-rated as follows above 22C: PTOT= 15.0W - (0.10W/C) x THS where THS = heatsink or ambient temperature above 22C Example: For a 85C heatsink temperature: PTOT = 15.0W - (0.10 x (85 - 22)) = 8.7W * HANDLING PRECAUTIONS To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. This product has be tested to Class 1A (> 250V but < 500V) using JESD22 A114, Human Body Model, and to Class A, (< 200V) using JESD22 A115, Machine Model.. ASSEMBLY INSTRUCTIONS The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 1.0 mil (0.025 mm) gold wire. Stage temperature should be 250-260C. http://www.filtronic.co.uk/semis Revised: 6/22/05 Email: sales@filcsi.com * Phone: +1 408 850-5790 Fax: +1 408 850-5766 PRELIMINARY * FPD4000V 4W POWER PHEMT APPLICATIONS NOTES & DESIGN DATA Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site. * BONDING DIAGRAM Note: 25 m (0.001 in.) gold wire is recommended. No Source wire bonds are needed, device features Source thru-vias. All information and specifications are subject to change without notice. Phone: +1 408 850-5790 Fax: +1 408 850-5766 http://www.filtronic.co.uk/semis Revised: 6/22/05 Email: sales@filcsi.com |
Price & Availability of FPD4000V
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |